

9 opposite to said first logic state followed by said predetermined  
10 number of data bits.

#### REMARKS

The claims are claims 1 to 4.

The application has been amended at many locations to correct minor errors and to present uniform language throughout. There corrections include grammar and spelling corrections. These amendments include a update of the status of the applications cited on page 1 of the application.

The amendments to the specification do not include deletion of the header "TI-28937 2/19/99." The Applicant's attorney is aware of no statute, rule or section of the MPEP that prohibits such headers. This attorney has personally filed many applications having such headers without objection. In the absence of citation of any authority prohibiting such headers, these headers will not be removed. If the Examiner cites authority prohibiting such headers, the Application will comply. However, the Applicant believes no such authority exists.

A proposed drawing change is attached. The drawing change corrects the spelling of SYSCLK in Figure 4. The correct spelling of this signal is in the application at page 11, liens 9 and 10.

Claims 1 and 4 have been amended to further distinguish over the reference cited in the rejection.

Claims 1 to 4 were rejected under 35 U.S.C. 102(e) as anticipated by Bhattacharya, U.S. Patent No. 6,378,090.

Claim 1 recites subject matter not anticipated by Bhattacharya. Claim 1 recites "each of the plurality of modules including at least one of the plurality of registers" and "nonselected modules being nonresponsive to data on said serial

connection." The OFFICE ACTION cites non-tapped cores 310 illustrated in Figure 3 of Bhattacharya as anticipating this subject matter. The Applicants submit that this rejection is incorrect. As defined in amended claim 1, each of the recited modules includes at least one of the plurality of registers. Bhattacharya states at column 4, lines 43 to 47:

"In addition, a typical integrated circuit having a core based design includes additional circuits not having an included test access port. The final integrated circuit design preferably includes a JTAG compliant test access port for testing these non-TAPed cores (NTC)."

Thus Bhattacharya states that the non-TAPed cores 310 do not include the JTAG test access port. The Applicant respectfully submits that this disclosure of Bhattacharya teaches that the non-TAPed cores cannot include at least one register of the serial connection of a plurality of registers. Claim 1 as amended requires that each module include at least one register of the serial connection. Thus the non-TAPed cores 310 of Bhattacharya cannot be the recited modules. Accordingly, claim 1 is allowable over Bhattacharya.

Claim 1 recites further subject matter not anticipated by Bhattacharya. Claim 1 recites "supplying to the test data input port for communication to the boundary-scan architecture a serial signal having a first logic state for a number of cycles greater in number than a number of bits of the serial connection of the plurality of registers." Claim 1 further recites "following supply of said serial signal, supplying to the test data input port for communication to the boundary-scan architecture a start bit having a second logic state opposite to said first logic state." Thus claim 1 requires the serial signal having the first logic state, the start signal of the second and opposite logic state to be transmitted on the serial connection via the test data input port.

The OFFICE ACTION cites Figure 13, column 11, lines 31 et seq and column 13, lines 30 et seq as allegedly anticipating this subject matter. Bhattacharya states at column 3, lines 58 to 61:

"FIG. 2 illustrates a-state diagram of test access port controller 121 as specified in the JTAG standard. All the signals illustrated are input at the test mode select pin 133 which are read at edges of the test clock."

By analogy all the signals illustrated in the similar Figures 12 and 13 are also the test mode select TMS signal. As clearly set forth in Bhattacharya at column 3, lines 40 to 57, the signal test data input TDI on pin 137 is the serial data signal and the signal test mode select TMS on pin 133 is a mode signal. Bhattacharya teaches that Figure 13 illustrates the condition of the test mode select TMS signal. Figures 1, 11, 15 and 17 of Bhattacharya clearly illustrated the test mode select TMS signal on pin 133 coupled to only respective tap controllers 121, 921, 1221 and 1421 and not to the serial connection of plural data registers claimed. Accordingly, any teaching in the cited portion of Bhattacharya corresponds to a different input than that claimed. Accordingly, claim 1 is allowable over Bhattacharya.

Claim 4 recites subject matter not anticipated by Bhattacharya. Claim 4 recites "supplying a serial signal having said first logic state to following registers in the serial connection of the plurality of registers for a predetermined number of cycles and supplying to following registers in the serial connection of the plurality of registers a start bit having a second logic state opposite to said first logic state followed by said predetermined number of data bits." Claim 4 requires that the serial signal of the first logic state, the start bit of the second opposite state and the predetermined number of data bits be supplied to "the following registers in the serial connection of

the plurality of registers." The OFFICE ACTION cites a portion of Bhattacharya teaching a serial connection of plural registers. This portion of Bhattacharya fails to teach the three different signals on the serial connection recited in claim 4. Particularly, the Applicant respectfully submits that Bhattacharya fails to disclose an opposite start bit on the serial connection. Accordingly, claim 4 is allowable over Bhattacharya.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated  
P.O. Box 655474 M/S 3999  
Dallas, Texas 75265  
(972) 917-5290  
Fax: (972) 917-4418

Respectfully submitted,



Robert D. Marshall, Jr.  
Reg. No. 28,527

VERSION WITH MARKINGS TO SHOW CHANGES MADE

Note inserted text is marked by underlining and deleted text is marked by ~~strikeout~~.

In the Abstract

Replace the ABSTRACT OF THE DISCLOSURE with the following:

--Emulation communications via a test access port and boundary-scan architecture providing serial access to a serial connection of a plurality of registers disposed in a plurality of modules. One of the modules is selected for communication. Nonselected ~~moduled~~ modules are made nonresponsive to data on the serial connection. The external emulation hardware ~~supplys~~ supplies a serial signal having a first logic state for a number of cycles greater in number than a number of bits of the serial connection of registers to the test access port. The ~~the~~ emulation hardware ~~supplys~~ supplies a start bit having an opposite logic state. The selected module detects the start bit and stores the next predetermined number of data bits. These bits could be data bits to be stored in a program visible data register or bits interpreted as an instruction for execution by the module. The selected module may transmit return communications via the serial scan path using the same format.--

In the Specification

Rewrite the paragraph at page 1, lines 4 to 5 as follows:

--Serial Number 09/154,385 entitled "METHOD OF INITIALIZING A CPU CORE FOR EMULATION" filed September 16, 1998, now U.S. Patent No. 6,167,385 issued December 26, 2000; and--

Rewrite the paragraph at page 1, lines 7 to 9 as follows:

--Serial Number ~~\_\_\_\_\_ (TI-28928P)~~ 09/483,367, entitled "EMULATION SUSPEND MODE WITH DIFFERING RESPONSE TO DIFFERING

CLASSES OF INTERRUPTS" claiming priority from U.S. Provisional Application No. 60/120,809 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 10 to 11 as follows:

--Serial Number            ~~(TI-28929P)~~ 09/481,852, entitled "EMULATION SUSPENSION MODE WITH STOP MODE EXTENSION" claiming priority from U.S. Provisional Application No. 60/120,809 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 12 to 13 as follows:

--Serial Number            ~~(TI-28930P)~~ 09/483,568, entitled "EMULATION SUSPEND MODE HANDLING MULTIPLE STOPS AND STARTS" claiming priority from U.S. Provisional Application No. 60/120,809 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 14 to 15 as follows:

--Serial Number            ~~(TI-28931P)~~ 09/483,697, entitled "EMULATION SUSPEND MODE WITH FRAME CONTROLLED RESOURCE ACCESS " claiming priority from U.S. Provisional Application No. 60/120,809 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 16 to 17 as follows:

--Serial Number            ~~(TI-28932P)~~ 09/482,902, entitled "EMULATION SUSPEND MODE WITH INSTRUCTION JAMMING" claiming priority from U.S. Provisional Application No. 60/120,809 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 18 to 19 as follows:

--Serial Number            ~~(TI-28933P)~~ 09/483,570, entitled "SOFTWARE EMULATION MONITOR EMPLOYED WITH HARDWARE SUSPEND MODE" claiming priority from U.S. Provisional Application No. 60/120,683 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 20 to 22 as follows:

--Serial Number            ~~(TI-28934P)~~ 09/483,273, entitled "EMULATION SYSTEM WITH SEARCH AND IDENTIFICATION OF OPTIONAL EMULATION PERIPHERALS" claiming priority from U.S. Provisional Application No. 60/120,960 filed February 19, 1999;--

Rewrite the paragraph at page 1, lines 23 to 25 as follows:

--Serial Number            ~~(TI-28935P)~~ 09/483,783, entitled "EMULATION SYSTEM WITH ADDRESS COMPARISON UNIT AND DATA COMPARISON UNIT OWNERSHIP ARBITRATION" claiming priority from U.S. Provisional Application No. 60/120,791 filed February 19, 1999; and --

Rewrite the paragraph at page 1, lines 26 to 28 as follows:

--Serial Number            ~~(TI-28936P)~~ 09/481,853, entitled "EMULATION SYSTEM WITH PERIPHERALS RECORDING EMULATION FRAME WHEN STOP GENERATED" claiming priority from U.S. Provisional Application No. 60/120,810 filed February 19, 1999.--

Rewrite the paragraph at page 3, line 24 to page 4, line 6 as follows:

--Another problem is product emulation when employing these programmable digital processors. Product development and debugging is best handled with an emulation circuit closely corresponding to the actual integrated circuit to be employed in the final product. In circuit emulation (ICE) is in response to this need. An integrated circuit with ICE includes auxiliary ~~circuit~~ circuits not needed in the operating product included solely to enhance emulation visibility. In the typical system level integration circuit, these emulation circuits use only a very small fraction of the number of transistors employed in operating circuits. Thus it is feasible to include ICE circuits in all integrated circuits manufactured. Since every integrated circuit can be used for

emulation, inventory and manufacturing need not differ between a normal product and an emulation enhanced product.--

Rewrite the paragraph at page 5, lines 2 to 18 as follows:

--This invention ~~involves~~ involves emulation communications via a test access port and boundary-scan architecture providing serial access to a serial connection of a plurality of registers disposed in a plurality of modules. One of the modules is selected for communication. Nonselected ~~modules~~ modules are made nonresponsive to data on the serial connection. The external emulation hardware ~~supplys~~ supplies a serial signal having a first logic state for a number of cycles greater in number than a number of bits of the serial connection of registers to the test access port. The ~~the~~ emulation hardware ~~supplys~~ supplies a start bit having an opposite logic state. The selected module detects the start bit and stores the next predetermined number of data bits. These bits could be data bits to be stored in a program visible data register or bits interpreted as an instruction for execution by the module. The selected module may transmit return communications via the serial scan path using the same format.--

Rewrite the paragraph at page 10, lines 6 to 17 as follows:

--The preferred embodiment of this invention includes an extension to the JTAG interface. Two pins nET0 and nET1 serve as a two pin trigger channel function. This function supplements the serial access capability of the standard interface with continuous monitoring of device activity. The two added pins create debug and test capabilities that cannot be created with the standard interface. The nET0 signal is called Emulation and Test 0 Not. This signal helps create a trigger to channel zero. Similarly, the nET1 signal is called Emulation and Test 0 1 Not. This signal



helps create a trigger to channel one. These channels will be further explained below.--

Rewrite the paragraph at page 10, lines 18 to 26 as follows:

--Figure 3 illustrates an emulation level view of target system 3. Target system 3 may include plural devices 11, 13 and 15. Figure 3 illustrates details of example device 13 which includes plural megamodules 21, 23 and 25. Figure 3 illustrates details of example ~~megamodules~~ megamodule 23. Example megamodule 23 includes debug and test control unit 30 and plural device domains. These device domains include central processing unit (CPU) core 31, analysis unit 33, memory 35 and debug/test direct memory access (DT\_DMA) unit 37.--

Rewrite the paragraph at page 11, lines 3 to 15 as follows:

--Figure 4 illustrates an electrical connection view of the coupling between access adapter 2 and target system 3. Figure 4 shows the connections of the of the various signals of the JTAG header 5 illustrated in Figure 2. All these signals are connected to scan controller 41. The signals nTRST, TCK and TMS are connected to two example megamodules 31 and 33. Figure 4 illustrates the optional connection of TCKO to the target system clock SYSCLK. The scan input TDI connects to a scan input of megamodule 31. The scan output of megamodule 31 supplies the scan input of ~~eg-module~~ megamodule 33. The scan output of meg module 33 supplies the scan output TDO. The two extension signals nET0 and nET1 control ~~meg-modules~~ megamodules 31 and 33 via merge unit 32. These extension signals are monitored by test equipment 43.--

Rewrite the paragraph at page 11, lines 17 to 24 as follows:

--The debugging environment illustrated in Figures 1 to 4 permit the user to control application execution by any programmable

digital processor of target system 3. Typical control processes include: keyboard directives such as run, halt and step; software ~~breakpoint~~ breakpoints using op-code replacement; internal analysis ~~breakpoint~~ breakpoints specified program counter or watchpoints specified by data accesses; and externally generated debug events.--

Rewrite the paragraph at page 11, line 24 to page 12, line 2 as follows:

--Actions such as decoding a software breakpoint instruction (DSTOP), the occurrence of an analysis breakpoint or watchpoint (ASTOP), or the occurrence of a debug host computer event (HSTOP) are referred to as debug events. Debug events cause execution to suspend. Debug events tied to the execution of specific instructions are called ~~breakpoint~~ breakpoints. Debug events generated by memory references are called watchpoints. External debug events can also suspend execution. Debug events cause entry into the Debug State.--

Rewrite the paragraph at page 12, lines 8 to 16 as follows:

--Execute state 101 corresponds to the ordinary operation of target device 3. In the execute state 101 instructions are executed by the programmable digital processor in normal fashion. There are no outstanding debug suspend conditions. A low logic level applied to the nTRST terminal or a software directive requesting functional run forces the operational state to execute state 101. In execute state 101 the pipeline fetches and executes instructions and ~~process~~ processes interrupts in a normal way.--

Rewrite the paragraph at page 16, line 31 to page 17, line 11 as follows:

--The example system in Figure 4 shows the system connectivity necessary for debug with one or more devices, one containing a programmable digital processor core. Figure 4 omits signal buffering and other electrical considerations necessary to create a functional system. In this example, target device 3 contains two ~~meg-modules~~ megamodules 31 and 33. ~~Meg-module~~ Megamodule 31 includes a programmable digital processor core while ~~meg-module~~ megamodule 33 does not. The two devices share a parallel connection to signals nTRST, TCK, and TMS. The scan path begins as TDI at the connector, enters ~~meg-module~~ megamodule 31, exits ~~meg-module~~ megamodule 33, and ends as TDO back at the connector. Connections between merge unit 32 and ~~pin~~ pins nET1 and nET0 create trigger channels one and zero.--

Rewrite the paragraph at page 18, lines 17 to 30 as follows:

--This invention proposes employing another data transfer protocol on the serial scan path. Figure 7 illustrates this alternate data transfer protocol. This data transfer protocol includes a first section 121 of plural bits of the same digital state. A second section 130 includes a start bit 131 of the opposite digital state and a predetermined number of data bits 133. Lastly, there is a third section 140 of the first digital state. In the preferred embodiment the first digital state is all 1's and the start bit is a 0. All the ~~module~~ modules except the module including the desired register are made insensitive to the scan data stream. The selected module receives the data stream and searches for the start bit. Upon detection of the start bit, the predetermined number of bits is captured.--

#### In the Claims

Please amend the claims as follows:

1 1. (Amended) A method for emulation communications via a test  
2 ~~access~~ data input port and boundary-scan architecture providing  
3 serial access to a serial connection of a plurality of registers  
4 disposed in a plurality of modules, each of the plurality of  
5 modules including at least one of the plurality of registers,  
6 comprising the steps of:

7 selecting for communication one of said plurality of modules,  
8 nonselected ~~module~~ modules being nonresponsive to data on said  
9 serial connection;

10 supplying to the test ~~access~~ data input port for communication  
11 to the boundary-scan architecture a serial signal having a first  
12 logic state for a number of cycles greater in number than a number  
13 of bits of the serial connection of the plurality of registers;

14 following supply of said serial signal, supplying to the test  
15 ~~access~~ data input port for communication to the boundary-scan  
16 architecture a start bit having a second logic state opposite to  
17 said first logic state followed by a predetermined number of data  
18 bits;

19 at said selected module detecting said start bit within the  
20 boundary-scan architecture and storing said predetermined number of  
21 data bits.

1 4. (Amended) The method of claim 1, wherein the boundary-scan  
2 architecture includes a test data output port following a last of  
3 the serial connection of registers, the method further comprising:

4 at said selected module, supplying a serial signal having said  
5 first logic state to following registers in the serial connection  
6 of the plurality of registers ~~during a first time interval~~ for a  
7 predetermined number of cycles and supplying to following registers  
8 in the serial connection of the plurality of registers a start bit  
9 having a second logic state opposite to said first logic state  
10 followed by said predetermined number of data bits.